By Chong-Min Kyung, Sungjoo Yoo

Power intake turns into an important layout objective in a variety of digital platforms. There are riding forces in the direction of this development: carrying on with gadget scaling and ever expanding call for of upper computing strength. First, machine scaling keeps to fulfill Moore’s legislations through a standard method of scaling (More Moore) and a brand new manner of exploiting the vertical integration (More than Moore). moment, cellular and IT convergence calls for extra computing strength at the silicon chip than ever. cellphones are actually evolving in the direction of cellular computing device. computers and knowledge facilities have gotten commodities in condominium and a needs to in undefined. either offer enabled by way of machine scaling and insist prompted through the convergence pattern discover extra computation on chip (via multi-core, integration of various functionalities on cellular SoCs, etc.) and eventually extra strength intake incurring power-related concerns and constraints.

Energy-Aware procedure layout: Algorithms and Architectures offers state of the art rules for low strength layout equipment from circuit, structure to software program point and gives layout case stories in 3 quick starting to be components of cellular garage, biomedical and security.

Important subject matters and features:

- Describes very fresh complicated matters and strategies for energy-aware layout at every one layout point from circuit and structure to set of rules point, and in addition masking vital blocks together with low strength major reminiscence subsystem and on-chip community at structure level

- Explains effective strength conversion and supply that is turning into very important as heterogeneous energy resources are followed for electronic and non-digital components

- Investigates 3D die stacking emphasizing temperature expertise for greater viewpoint on strength efficiency

- offers 3 sensible energy-aware layout case reports; novel garage machine (e.g., stable kingdom disk), biomedical electronics (e.g., cochlear and retina implants), and instant surveillance digital camera systems.

Researchers and engineers within the box of and software program layout will locate this booklet an outstanding start line to meet up with the cutting-edge principles of low energy design.

Show description

Read Online or Download Energy-Aware System Design: Algorithms and Architectures PDF

Similar design books

Optimum Design of Structures: With Special Reference to Alternative Loads Using Geometric Programming

This e-book provides the built-in process of research and optimum layout of constructions. This procedure, that is less demanding than the so-called nested method, has the trouble of producing a wide optimization challenge. to beat this challenge a technique of decomposition by way of multilevel is built.

Surface Plasmon Resonance Sensors: A Materials Guide to Design and Optimization

This booklet addresses the $64000 actual phenomenon of floor Plasmon Resonance or floor Plasmon Polaritons in skinny steel movies, a phenomenon that's exploited within the layout of a giant number of physico-chemical optical sensors. during this remedy, an important fabrics facets for layout and optimization of SPR sensors are investigated and defined intimately.

Multifunctional Polymeric Nanocomposites Based on Cellulosic Reinforcements

Multifunctional Polymeric Nanocomposites in response to Cellulosic Reinforcements introduces the cutting edge purposes of polymeric fabrics according to nanocellulose, and covers extraction tools, functionalization methods, and meeting easy methods to allow those purposes. The ebook provides the state of the art of this novel nano-filler and the way it allows new purposes in lots of varied sectors, past current items.

Extra info for Energy-Aware System Design: Algorithms and Architectures

Example text

42% with dual-Vdd [26] and 30% using dual-gatelength [39] techniques). Dynamic techniques rely on explicit control of the leakagereducing circuits at run time, and are typically more complicated, so that the conventional design flow has to be customized. , 40× using power gating [39]). The IVC technique is an exception, in that its design is not very complicated and the leakage savings is not great, even though it must be categorized as a dynamic technique. Multiple-Vdd techniques have been widely used to reduce switching power, which has a quadratic dependence on Vdd , but they are even more effective in reducing leakage because subthreshold and gate leakage are roughly proportional to 3 and V 4 , respectively [46].

Des. Autom. Electron. Syst. 15(4), 28:1–28:37 (2010) 32. : A 65-nm mobile multimedia applications processor with an adaptive power management scheme to compensate for variations. In: Proc. Symp. on VLSI Circuits, June 2007, pp. 224–225 (2007) 33. : A 90-nm CMOS low-power GSM/EDGE, multimedia-enhanced baseband processor with 380-MHz ARM926 core and mixed-signal extensions. IEEE J. Solid-State Circuits 42(1), 134–144 (2007) 46 Y. Shin 34. : An MTCMOS design methodology and its application to mobile computing.

But, as Vdd becomes lower as technology is scaled down, the delay may vary a lot, which severely affects yield. In this scenario, FBB may be applied to chips that are manufactured with Vth larger than target, and RBB may be applied to those with unnecessarily high Vth thereby causing too much leakage. Body Biasing for Low Leakage The second application of body biasing is to reduce leakage current. There are several scenarios for this purpose: • RBB can be applied in standby mode to reduce subthreshold leakage [40].

Download PDF sample

Rated 4.78 of 5 – based on 36 votes